






Priority Based InterruptsPriority of interrupts:					
	Interrupt	Priority			
	TRAP	1			
	RST 7.5	2			
	RST 6.5	3			
	RST 5.5	4			
	INTR	5			
Gursharan Singh Tatla professorgstatla@gmail.com www.eazyno				26	















	INTA Pin 11 (Output)				
		 It is an out going signal. 	Reset Out ← 3 SID ← 4 SOD ← 5 TRAP ← 6 RST 7 5 ← 7	38 HOLD 37 CLK OL 36 RESET 35 READY 34 10/73	
	 It is an active low signal. 	NSI 7.5 → 7 RST65 → 8 RST55 → 9 INTEL INTE 10 0005 A INTA 11	$\begin{array}{cccc} 34 & & & 0/M \\ 33 & & & S_3 \\ 32 & & & RD \\ 31 & & & & MR \\ 30 & & & & ALE \end{array}$		
	 Low output on this pin indicates that 	AD ₂ AD ₂ AD ₂ AD ₃ AD ₃ AD ₄ AD ₅ AD ₅ AD ₅ AD ₅ AD ₆ AD ₇ AD ₇	$\begin{array}{c} 29 \\ 28 \\ 27 \\ 27 \\ 26 \end{array} \xrightarrow{A_{10}} A_{10} \\ A_{10}$		
	microprocessor has acknowledged the INTR request.	AD_{2} \longleftrightarrow 16 AD_{2} \longleftrightarrow 17 AD_{4} \longleftrightarrow 18 AD_{6} \longleftrightarrow 19 Y_{9} \longleftrightarrow 70	25 Ao 24 Au 23 Au 22 Au		
	IN I R request.	AD ₆ V ₂ V ₂ WWW.032	21		













	S₀ and S₁ Pin 29 (Output) and Pin 33 (Output)					
	 S₀ and S₁ are called Status Pins. They tell the current operation which is in progress in 8085. 			rrent is in	RSI 5.5	40 30 31 40 40 40 40 40 40 40 40
		S ₀	S ₁	Operation	ADs <	28
		0	0	Halt	AD, 🚗 15	26 ⁴ ^a
		0	1	Write	$AD_{4} \iff 16$ $AD_{2} \iff 17$	25 ⇒ ^A 0 24 ⇒ ^A ^µ
		1	0	Read	AD ₄ \iff 18 AD ₆ \implies 19	23 Au
		1	1	Opcode Fetch		22 A
		ran Singh Tatla orgstatla@gmail.c	:om		www	v.eazynotes.com 38







Corresponding Operations				
Operations	IO/M	So	S ₁	
Opcode Fetch	0	1	1	
Memory Read	0	1	0	
Memory Write	0	0	1	
I/O Read	1	1	0	
I/O Write	1	0	1	
Interrupt Ack.	1	1	1	
Halt	High Impedance	0	0	









HLD/ Pin 39 (Ou • The control of these buses goes to DMA Controller. • Control remains at DMA Controller until HOLD is held high. • When HOLD goes low, HLDA also goes low and the microprocessor takes	х,
Microprocessor takes control of the buses.	AD_{4} 18 29 20 21 47 AD_{4} 19 22 47 V_{5} 20 21 47 www.sazynotes.com 47

